UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 6,847,248 B2
APPLICATION NO. : 10/043763
DATED : January 25, 2005
INVENTOR(S) : Ajit

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Title Page

(57) Abstract, line 1	Delete "input output", Insert --input/output--
(57) Abstract, line 3	Delete "so does", Insert --so do--

In the Claims

Column 10, line 47, Claim 3	Delete "not present", Insert --not present,--
Column 11, line 11, Claim 4	Delete "not present", Insert --not present,--
Column 11, line 28, Claim 5	Delete "not present", Insert --not present,--
Column 11, line 57, Claim 6	After "device", Insert --;--
Column 12, line 19, Claim 7	Delete "comprises"
Column 12, line 32, Claim 9	After "Semiconductor) ", Insert --device--

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 6,847,248 B2
APPLICATION NO. : 10/043763
DATED : January 25, 2005
INVENTOR(S) : Ajit

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the Drawings

FIG. 4, Sheet 4 of 23	Delete Drawing Sheet 4 and substitute therefore the Drawing Sheet, consisting of Fig. 4, as shown on the attached page
FIG. 6, Sheet 6 of 23	Delete Drawing Sheet 6 and substitute therefore the Drawing Sheet, consisting of Fig. 6, as shown on the attached page
FIG. 9A, Sheet 9 of 23	Delete Drawing Sheet 9 and substitute therefore the Drawing Sheet, consisting of Fig. 9A,, as shown on the attached page
FIG. 10, Sheet 11 of 23	Delete Drawing Sheet 11 and substitute therefore the Drawing Sheet, consisting of Fig. 10, as shown on the attached page
FIG. 11A, Sheet 12 of 23	Delete Drawing Sheet 12 and substitute therefore the Drawing Sheet, consisting of Fig. 11A, as shown on the attached page
FIG. 12A, Sheet 16 of 23	Delete Drawing Sheet 16 and substitute therefore the Drawing Sheet, consisting of Fig. 12A, as shown on the attached page

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 6,847,248 B2
APPLICATION NO. : 10/043763
DATED : January 25, 2005
INVENTOR(S) : Ajit

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

FIG. 12B, Sheet 17 of 23	Delete Drawing Sheet 17 and substitute therefore the Drawing Sheet, consisting of Fig. 12B, as shown on the attached page
FIG. 13, Sheet 18 of 23	Delete Drawing Sheet 18 and substitute therefore the Drawing Sheet, consisting of Fig. 13, as shown on the attached page
FIG. 14, Sheet 19 of 23	Delete Drawing Sheet 19 and substitute therefore the Drawing Sheet, consisting of Fig. 14, as shown on the attached page
FIG. 18, Sheet 23 of 23	Delete Drawing Sheet 23 and substitute therefore the Drawing Sheet, consisting of Fig. 18, as shown on the attached page

Signed and Sealed this

Twenty-first Day of November, 2006



JON W. DUDAS
Director of the United States Patent and Trademark Office

FIG. 4


V_{DDO}
404
301
401
400
V_{GP1}
WELL
BIASING
CIRCUIT
303
402
207
309
305
307

FIG. 6


VDDO
3.3 VOLTS
600
407
301
401
407i
FIRST BIAS CIRCUIT
VGP2
G
S
D
403
OUTPUT ENABLE (OE)
VDDO
P-TYPE
WELL BIASING CIRCUIT
VDDC (1.2 VOLTS)
405
303
SECOND BIAS CIRCUIT
VGP1
G
S
D
VDDC 1.2V
207
OUTPUT ENABLE
309
409
305
VDDC
VDDO
OE
VDDP
THIRD BIAS CIRCUIT
VGN1
G
D
S
BIAS_MID
VDDP=2.5
N-TYPE
SUBSTRATE
411
307
411i
FOURTH BIAS CIRCUIT
VGN2
G
D
S
OUTPUT ENABLE (OE)


BIAS_MID
V_{DDP}
V_{DDP}
909
V_{DDP}
907
911
905
903
BIAS_1
SWITCHING CIRCUIT
V_{DDO}
V_{DDC}
V_{DDP}
901
V_{PAD}
OE

FIG. 9A

FIG. 10


V_{DDO}
407
301
401
409
FIRST BIAS CIRCUIT
403
WELL BIASING CIRCUIT
1003
1005
OUTPUT ENABLE (OE)
405
303
$V_{DDO}-V_{TP}$
V_{GP1}
PMOS BIAS CIRCUIT
1001
V_{DDC} 1.2V
207
309
V_{PAD}

FIG. 11A


405
V_{DDO}
SECOND
BIAS
CIRCUIT
901
SWITCHING
CIRCUIT
BIAS_1
NMOS
1101
V_{GP1}
1103
$V_{DDO}-V_{TP}$
PMOS
309


PAD
V_{PAD}
BIAS_MID
V_{DDO}
1211
V_{DDO}
1220
1221
1223
1225
1209
1213
V_{DDO}
1214
1215
1219
V_{DDO}
OR V_{DDP}
V_{DDC}
1201
1203
1205
1207
1217

FIG. 12A

FIG. 12B


V PAD
PAD
1214
1220
1201
1221
1203
1223
1205
1225
1209
V DDO
1211
1207
1213
V DDO
1217
1219
V DDO
BIAS_MID
1251
1252
1253
B
V SSC OR V DDC OR V DDP
1255

FIG. 13




1401
COUPLING SWITCH
V_{DDP}
V_{DDO}
BIAS_MID
V_{DDC}
V_PWR
V_{DDP}
909
BIAS_MID
907
911
905
BIAS_1
903
SWITCHING CIRCUIT
V_{DDO}
V_{DDP}
901
V_{PAD}
OE

FIG. 14

FIG. 18


VDDO
407
DATA
PRE-DRIVER FOR DRIVER PMOS
OE
VDDC
VDDO
1101
OE
VDDC
VGP1
VDDO VTP
VDDC
Cgp
Cgdp
301
VDDO
WELL
303
1800
1201
1214
BIAS_MID
VDDO
VDDP
1506
1505
1507
VDDP VDDO
VDDC
1203
1220
VDDO
1209
VDDO
VDDO
1207
907
1219
1213
Cgd
SWITCHING CIRCUIT
OE
905
901
VDDC
BIAS_MID
909C
910C
911C
912C
VSSC
Cbm
VDDO
305
VDDP
411
DATA
PRE-DRIVER FOR DRIVER NMOS
OE
VSSC
307
VSSO